\doxysection{stm32h7xx\+\_\+hal.\+h}
\hypertarget{stm32h7xx__hal_8h_source}{}\label{stm32h7xx__hal_8h_source}\index{C:/Users/ASUS/Desktop/dm-\/ctrlH7-\/balance-\/9025test/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal.h@{C:/Users/ASUS/Desktop/dm-\/ctrlH7-\/balance-\/9025test/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal.h}}
\mbox{\hyperlink{stm32h7xx__hal_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ }
\DoxyCodeLine{00020\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#ifndef\ STM32H7xx\_HAL\_H}}
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#define\ STM32H7xx\_HAL\_H}}
\DoxyCodeLine{00023\ }
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00025\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00027\ }
\DoxyCodeLine{00028\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00029\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal__conf_8h}{stm32h7xx\_hal\_conf.h}}"{}}}
\DoxyCodeLine{00030\ }
\DoxyCodeLine{00034\ }
\DoxyCodeLine{00038\ }
\DoxyCodeLine{00039\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00043\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00044\ \{}
\DoxyCodeLine{00045\ \ \ HAL\_TICK\_FREQ\_10HZ\ \ \ \ \ \ \ \ \ =\ 100U,}
\DoxyCodeLine{00046\ \ \ HAL\_TICK\_FREQ\_100HZ\ \ \ \ \ \ \ \ =\ 10U,}
\DoxyCodeLine{00047\ \ \ HAL\_TICK\_FREQ\_1KHZ\ \ \ \ \ \ \ \ \ =\ 1U,}
\DoxyCodeLine{00048\ \ \ HAL\_TICK\_FREQ\_DEFAULT\ \ \ \ \ \ =\ HAL\_TICK\_FREQ\_1KHZ}
\DoxyCodeLine{00049\ \}\ HAL\_TickFreqTypeDef;}
\DoxyCodeLine{00053\ }
\DoxyCodeLine{00054\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#define\ REV\_ID\_Y\ ((uint32\_t)0x1003)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#define\ REV\_ID\_Z\ ((uint32\_t)0x1001)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ REV\_ID\_A\ ((uint32\_t)0x1000)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ REV\_ID\_B\ ((uint32\_t)0x2000)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#if\ (STM32H7\_DEV\_ID\ ==\ 0x450UL)}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#define\ REV\_ID\_X\ ((uint32\_t)0x2001)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ REV\_ID\_X\ ((uint32\_t)0x1007)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\_DEV\_ID\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ REV\_ID\_V\ ((uint32\_t)0x2003)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00071\ }
\DoxyCodeLine{00075\ \ \ }
\DoxyCodeLine{00079\ }
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\#define\ SYSCFG\_VREFBUF\_VOLTAGE\_SCALE0\ \ \ VREFBUF\_CSR\_VRS\_OUT1\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\#define\ SYSCFG\_VREFBUF\_VOLTAGE\_SCALE1\ \ \ VREFBUF\_CSR\_VRS\_OUT2\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ SYSCFG\_VREFBUF\_VOLTAGE\_SCALE2\ \ \ VREFBUF\_CSR\_VRS\_OUT3\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\#define\ SYSCFG\_VREFBUF\_VOLTAGE\_SCALE3\ \ \ VREFBUF\_CSR\_VRS\_OUT4\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00087\ }
\DoxyCodeLine{00088\ }
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#define\ IS\_SYSCFG\_VREFBUF\_VOLTAGE\_SCALE(\_\_SCALE\_\_)\ \ (((\_\_SCALE\_\_)\ ==\ SYSCFG\_VREFBUF\_VOLTAGE\_SCALE0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SCALE\_\_)\ ==\ SYSCFG\_VREFBUF\_VOLTAGE\_SCALE1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SCALE\_\_)\ ==\ SYSCFG\_VREFBUF\_VOLTAGE\_SCALE2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SCALE\_\_)\ ==\ SYSCFG\_VREFBUF\_VOLTAGE\_SCALE3))}}
\DoxyCodeLine{00093\ }
\DoxyCodeLine{00094\ }
\DoxyCodeLine{00098\ }
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#define\ SYSCFG\_VREFBUF\_HIGH\_IMPEDANCE\_DISABLE\ \ ((uint32\_t)0x00000000)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ SYSCFG\_VREFBUF\_HIGH\_IMPEDANCE\_ENABLE\ \ \ VREFBUF\_CSR\_HIZ\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00104\ }
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ IS\_SYSCFG\_VREFBUF\_HIGH\_IMPEDANCE(\_\_VALUE\_\_)\ \ (((\_\_VALUE\_\_)\ ==\ SYSCFG\_VREFBUF\_HIGH\_IMPEDANCE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ SYSCFG\_VREFBUF\_HIGH\_IMPEDANCE\_ENABLE))}}
\DoxyCodeLine{00107\ }
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#define\ IS\_SYSCFG\_VREFBUF\_TRIMMING(\_\_VALUE\_\_)\ \ (((\_\_VALUE\_\_)\ >\ 0UL)\ \&\&\ ((\_\_VALUE\_\_)\ <=\ VREFBUF\_CCR\_TRIM))}}
\DoxyCodeLine{00109\ }
\DoxyCodeLine{00113\ }
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#if\ !defined(SYSCFG\_PMCR\_BOOSTEN)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00118\ }
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#define\ SYSCFG\_FASTMODEPLUS\_PB6\ \ \ \ \ \ \ \ SYSCFG\_PMCR\_I2C\_PB6\_FMP\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#define\ SYSCFG\_FASTMODEPLUS\_PB7\ \ \ \ \ \ \ \ SYSCFG\_PMCR\_I2C\_PB7\_FMP\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ SYSCFG\_FASTMODEPLUS\_PB8\ \ \ \ \ \ \ \ SYSCFG\_PMCR\_I2C\_PB8\_FMP\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ SYSCFG\_FASTMODEPLUS\_PB9\ \ \ \ \ \ \ \ SYSCFG\_PMCR\_I2C\_PB9\_FMP\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00125\ }
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ IS\_SYSCFG\_FASTMODEPLUS(\_\_PIN\_\_)\ ((((\_\_PIN\_\_)\ \&\ SYSCFG\_FASTMODEPLUS\_PB6)\ ==\ SYSCFG\_FASTMODEPLUS\_PB6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PIN\_\_)\ \&\ SYSCFG\_FASTMODEPLUS\_PB7)\ ==\ SYSCFG\_FASTMODEPLUS\_PB7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PIN\_\_)\ \&\ SYSCFG\_FASTMODEPLUS\_PB8)\ ==\ SYSCFG\_FASTMODEPLUS\_PB8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PIN\_\_)\ \&\ SYSCFG\_FASTMODEPLUS\_PB9)\ ==\ SYSCFG\_FASTMODEPLUS\_PB9))}}
\DoxyCodeLine{00130\ }
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !\ SYSCFG\_PMCR\_BOOSTEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00135\ }
\DoxyCodeLine{00136\ }
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_ADC2ALT\_ADC2\_ROUT0)\ ||\ defined(SYSCFG\_ADC2ALT\_ADC2\_ROUT1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00141\ }
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\#define\ SYSCFG\_ADC2\_ROUT0\_DAC1\_1\ \ \ \ \ \ \ ((uint32\_t)0x00000000)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#define\ SYSCFG\_ADC2\_ROUT0\_VBAT4\ \ \ \ \ \ \ \ \ SYSCFG\_ADC2ALT\_ADC2\_ROUT0\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#define\ SYSCFG\_ADC2\_ROUT1\_DAC1\_2\ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#define\ SYSCFG\_ADC2\_ROUT1\_VREFINT\ \ \ \ \ \ \ SYSCFG\_ADC2ALT\_ADC2\_ROUT1\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00148\ }
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#define\ IS\_SYSCFG\_ADC2ALT\_ROUT0(\_\_VALUE\_\_)\ \ (((\_\_VALUE\_\_)\ ==\ SYSCFG\_ADC2\_ROUT0\_DAC1\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ SYSCFG\_ADC2\_ROUT0\_VBAT4))}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ IS\_SYSCFG\_ADC2ALT\_ROUT1(\_\_VALUE\_\_)\ \ (((\_\_VALUE\_\_)\ ==\ SYSCFG\_ADC2\_ROUT1\_DAC1\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ SYSCFG\_ADC2\_ROUT1\_VREFINT))}}
\DoxyCodeLine{00153\ }
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_ADC2ALT\_ADC2\_ROUT0\ ||\ SYSCFG\_ADC2ALT\_ADC2\_ROUT1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00158\ }
\DoxyCodeLine{00159\ }
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ SYSCFG\_ETH\_MII\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ SYSCFG\_ETH\_RMII\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_EPIS\_SEL\_2\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00165\ }
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ IS\_SYSCFG\_ETHERNET\_CONFIG(CONFIG)\ (((CONFIG)\ ==\ SYSCFG\_ETH\_MII)\ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CONFIG)\ ==\ SYSCFG\_ETH\_RMII))}}
\DoxyCodeLine{00168\ }
\DoxyCodeLine{00172\ }
\DoxyCodeLine{00173\ }
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWITCH\_PA0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_PA0SO\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWITCH\_PA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_PA1SO\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWITCH\_PC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_PC2SO\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWITCH\_PC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_PC3SO\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00181\ }
\DoxyCodeLine{00182\ }
\DoxyCodeLine{00183\ }
\DoxyCodeLine{00184\ }
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWITCH\_PA0\_OPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_PA0SO\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWITCH\_PA0\_CLOSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWITCH\_PA1\_OPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_PA1SO\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWITCH\_PA1\_CLOSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWITCH\_PC2\_OPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_PC2SO\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWITCH\_PC2\_CLOSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWITCH\_PC3\_OPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_PC3SO\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWITCH\_PC3\_CLOSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00193\ }
\DoxyCodeLine{00197\ }
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ IS\_SYSCFG\_ANALOG\_SWITCH(SWITCH)\ \ \ \ ((((SWITCH)\ \&\ SYSCFG\_SWITCH\_PA0)\ ==\ SYSCFG\_SWITCH\_PA0)||\ \(\backslash\)}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((SWITCH)\ \&\ SYSCFG\_SWITCH\_PA1)\ ==\ SYSCFG\_SWITCH\_PA1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((SWITCH)\ \&\ SYSCFG\_SWITCH\_PC2)\ ==\ SYSCFG\_SWITCH\_PC2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((SWITCH)\ \&\ SYSCFG\_SWITCH\_PC3)\ ==\ SYSCFG\_SWITCH\_PC3))}}
\DoxyCodeLine{00202\ }
\DoxyCodeLine{00203\ }
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ IS\_SYSCFG\_SWITCH\_STATE(STATE)\ \ \ \ \ \ ((((STATE)\ \&\ SYSCFG\_SWITCH\_PA0\_OPEN)\ ==\ SYSCFG\_SWITCH\_PA0\_OPEN)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ \&\ SYSCFG\_SWITCH\_PA0\_CLOSE)\ ==\ SYSCFG\_SWITCH\_PA0\_CLOSE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ \&\ SYSCFG\_SWITCH\_PA1\_OPEN)\ ==\ SYSCFG\_SWITCH\_PA1\_OPEN)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ \&\ SYSCFG\_SWITCH\_PA1\_CLOSE)\ ==\ SYSCFG\_SWITCH\_PA1\_CLOSE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ \&\ SYSCFG\_SWITCH\_PC2\_OPEN)\ ==\ SYSCFG\_SWITCH\_PC2\_OPEN)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ \&\ SYSCFG\_SWITCH\_PC2\_CLOSE)\ ==\ SYSCFG\_SWITCH\_PC2\_CLOSE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ \&\ SYSCFG\_SWITCH\_PC3\_OPEN)\ ==\ SYSCFG\_SWITCH\_PC3\_OPEN)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ \&\ SYSCFG\_SWITCH\_PC3\_CLOSE)\ ==\ SYSCFG\_SWITCH\_PC3\_CLOSE))}}
\DoxyCodeLine{00212\ }
\DoxyCodeLine{00213\ }
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ SYSCFG\_BOOT\_ADDR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ SYSCFG\_BOOT\_ADDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00219\ }
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ IS\_SYSCFG\_BOOT\_REGISTER(REGISTER)\ (((REGISTER)\ ==\ SYSCFG\_BOOT\_ADDR0)||\ \(\backslash\)}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGISTER)\ ==\ SYSCFG\_BOOT\_ADDR1))}}
\DoxyCodeLine{00222\ }
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ IS\_SYSCFG\_BOOT\_ADDRESS(ADDRESS)\ ((ADDRESS)\ <\ PERIPH\_BASE)}}
\DoxyCodeLine{00224\ }
\DoxyCodeLine{00228\ }
\DoxyCodeLine{00229\ }
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#define\ SYSCFG\_CELL\_CODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#define\ SYSCFG\_REGISTER\_CODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CCCSR\_CS\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00235\ }
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#define\ IS\_SYSCFG\_CODE\_SELECT(SELECT)\ (((SELECT)\ ==\ SYSCFG\_CELL\_CODE)||\ \(\backslash\)}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECT)\ ==\ SYSCFG\_REGISTER\_CODE))}}
\DoxyCodeLine{00238\ }
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ IS\_SYSCFG\_CODE\_CONFIG(CONFIG)\ ((CONFIG)\ <\ (0x10UL))}}
\DoxyCodeLine{00240\ }
\DoxyCodeLine{00244\ }
\DoxyCodeLine{00248\ }
\DoxyCodeLine{00249\ }
\DoxyCodeLine{00253\ }
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ EXTI\_MODE\_IT\ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00010000)}}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ EXTI\_MODE\_EVT\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00020000)}}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#define\ EXTI\_RISING\_EDGE\ \ \ \ \ \ ((uint32\_t)0x00100000)}}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ EXTI\_FALLING\_EDGE\ \ \ \ \ ((uint32\_t)0x00200000)}}
\DoxyCodeLine{00258\ }
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ IS\_EXTI\_EDGE\_LINE(EDGE)\ (((EDGE)\ ==\ EXTI\_RISING\_EDGE)\ ||\ ((EDGE)\ ==\ EXTI\_FALLING\_EDGE))}}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#define\ IS\_EXTI\_MODE\_LINE(MODE)\ (((MODE)\ ==\ EXTI\_MODE\_IT)\ ||\ ((MODE)\ ==\ EXTI\_MODE\_EVT))}}
\DoxyCodeLine{00261\ }
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ EXTI\_LINE0\ \ \ \ \ \ \ ((uint32\_t)0x00)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ EXTI\_LINE1\ \ \ \ \ \ \ ((uint32\_t)0x01)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ EXTI\_LINE2\ \ \ \ \ \ \ ((uint32\_t)0x02)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ EXTI\_LINE3\ \ \ \ \ \ \ ((uint32\_t)0x03)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#define\ EXTI\_LINE4\ \ \ \ \ \ \ ((uint32\_t)0x04)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ EXTI\_LINE5\ \ \ \ \ \ \ ((uint32\_t)0x05)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ EXTI\_LINE6\ \ \ \ \ \ \ ((uint32\_t)0x06)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\#define\ EXTI\_LINE7\ \ \ \ \ \ \ ((uint32\_t)0x07)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00270\ \textcolor{preprocessor}{\#define\ EXTI\_LINE8\ \ \ \ \ \ \ ((uint32\_t)0x08)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\#define\ EXTI\_LINE9\ \ \ \ \ \ \ ((uint32\_t)0x09)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\#define\ EXTI\_LINE10\ \ \ \ \ \ ((uint32\_t)0x0A)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#define\ EXTI\_LINE11\ \ \ \ \ \ ((uint32\_t)0x0B)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#define\ EXTI\_LINE12\ \ \ \ \ \ ((uint32\_t)0x0C)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#define\ EXTI\_LINE13\ \ \ \ \ \ ((uint32\_t)0x0D)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ EXTI\_LINE14\ \ \ \ \ \ ((uint32\_t)0x0E)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ EXTI\_LINE15\ \ \ \ \ \ ((uint32\_t)0x0F)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ EXTI\_LINE16\ \ \ \ \ \ ((uint32\_t)0x10)}}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\#define\ EXTI\_LINE17\ \ \ \ \ \ ((uint32\_t)0x11)}}
\DoxyCodeLine{00280\ \textcolor{preprocessor}{\#define\ EXTI\_LINE18\ \ \ \ \ \ ((uint32\_t)0x12)}}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#define\ EXTI\_LINE19\ \ \ \ \ \ ((uint32\_t)0x13)}}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\#define\ EXTI\_LINE20\ \ \ \ \ \ ((uint32\_t)0x14)}}
\DoxyCodeLine{00283\ \textcolor{preprocessor}{\#define\ EXTI\_LINE21\ \ \ \ \ \ ((uint32\_t)0x15)}}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#define\ EXTI\_LINE22\ \ \ \ \ \ ((uint32\_t)0x16)}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#define\ EXTI\_LINE23\ \ \ \ \ \ ((uint32\_t)0x17)}}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ EXTI\_LINE24\ \ \ \ \ \ ((uint32\_t)0x18)}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ EXTI\_LINE25\ \ \ \ \ \ ((uint32\_t)0x19)}}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#define\ EXTI\_LINE26\ \ \ \ \ \ ((uint32\_t)0x1A)}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ EXTI\_LINE27\ \ \ \ \ \ ((uint32\_t)0x1B)}}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ EXTI\_LINE28\ \ \ \ \ \ ((uint32\_t)0x1C)}}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#define\ EXTI\_LINE29\ \ \ \ \ \ ((uint32\_t)0x1D)}}
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\#define\ EXTI\_LINE30\ \ \ \ \ \ ((uint32\_t)0x1E)}}
\DoxyCodeLine{00293\ \textcolor{preprocessor}{\#define\ EXTI\_LINE31\ \ \ \ \ \ ((uint32\_t)0x1F)}}
\DoxyCodeLine{00294\ \textcolor{preprocessor}{\#define\ EXTI\_LINE32\ \ \ \ \ \ ((uint32\_t)0x20)}}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#define\ EXTI\_LINE33\ \ \ \ \ \ ((uint32\_t)0x21)}}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ EXTI\_LINE34\ \ \ \ \ \ ((uint32\_t)0x22)}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ EXTI\_LINE35\ \ \ \ \ \ ((uint32\_t)0x23)}}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ EXTI\_LINE36\ \ \ \ \ \ ((uint32\_t)0x24)}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ EXTI\_LINE37\ \ \ \ \ \ ((uint32\_t)0x25)}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ EXTI\_LINE38\ \ \ \ \ \ ((uint32\_t)0x26)}}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ EXTI\_LINE39\ \ \ \ \ \ ((uint32\_t)0x27)}}
\DoxyCodeLine{00302\ }
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ EXTI\_LINE40\ \ \ \ \ \ ((uint32\_t)0x28)}}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#define\ EXTI\_LINE41\ \ \ \ \ \ ((uint32\_t)0x29)}}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\#define\ EXTI\_LINE42\ \ \ \ \ \ ((uint32\_t)0x2A)}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#define\ EXTI\_LINE43\ \ \ \ \ \ ((uint32\_t)0x2B)}}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ EXTI\_LINE44\ \ \ \ \ \ ((uint32\_t)0x2C)\ \ }\textcolor{comment}{/*\ Not\ available\ in\ all\ family\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00308\ \textcolor{comment}{/*\ EXTI\_LINE45\ Reserved\ */}}
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#define\ EXTI\_LINE46\ \ \ \ \ \ ((uint32\_t)0x2E)}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00312\ \textcolor{comment}{/*\ EXTI\_LINE46\ Reserved\ */}}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#define\ EXTI\_LINE47\ \ \ \ \ \ ((uint32\_t)0x2F)}}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ EXTI\_LINE48\ \ \ \ \ \ ((uint32\_t)0x30)}}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ EXTI\_LINE49\ \ \ \ \ \ ((uint32\_t)0x31)}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ EXTI\_LINE50\ \ \ \ \ \ ((uint32\_t)0x32)}}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#define\ EXTI\_LINE51\ \ \ \ \ \ ((uint32\_t)0x33)}}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ EXTI\_LINE52\ \ \ \ \ \ ((uint32\_t)0x34)}}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ EXTI\_LINE53\ \ \ \ \ \ ((uint32\_t)0x35)}}
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#define\ EXTI\_LINE54\ \ \ \ \ \ ((uint32\_t)0x36)}}
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\#define\ EXTI\_LINE55\ \ \ \ \ \ ((uint32\_t)0x37)}}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ EXTI\_LINE56\ \ \ \ \ \ ((uint32\_t)0x38)}}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ EXTI\_LINE57\ \ \ \ \ \ ((uint32\_t)0x39)}}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ EXTI\_LINE58\ \ \ \ \ \ ((uint32\_t)0x3A)}}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ EXTI\_LINE59\ \ \ \ \ \ ((uint32\_t)0x3B)}}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ EXTI\_LINE60\ \ \ \ \ \ ((uint32\_t)0x3C)}}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ EXTI\_LINE61\ \ \ \ \ \ ((uint32\_t)0x3D)}}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ EXTI\_LINE62\ \ \ \ \ \ ((uint32\_t)0x3E)}}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ EXTI\_LINE63\ \ \ \ \ \ ((uint32\_t)0x3F)}}
\DoxyCodeLine{00331\ \textcolor{preprocessor}{\#define\ EXTI\_LINE64\ \ \ \ \ \ ((uint32\_t)0x40)}}
\DoxyCodeLine{00332\ \textcolor{preprocessor}{\#define\ EXTI\_LINE65\ \ \ \ \ \ ((uint32\_t)0x41)}}
\DoxyCodeLine{00333\ \textcolor{preprocessor}{\#define\ EXTI\_LINE66\ \ \ \ \ \ ((uint32\_t)0x42)}}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#define\ EXTI\_LINE67\ \ \ \ \ \ ((uint32\_t)0x43)}}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ EXTI\_LINE68\ \ \ \ \ \ ((uint32\_t)0x44)}}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#define\ EXTI\_LINE69\ \ \ \ \ \ ((uint32\_t)0x45)}}
\DoxyCodeLine{00337\ \textcolor{preprocessor}{\#define\ EXTI\_LINE70\ \ \ \ \ \ ((uint32\_t)0x46)}}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ EXTI\_LINE71\ \ \ \ \ \ ((uint32\_t)0x47)}}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#define\ EXTI\_LINE72\ \ \ \ \ \ ((uint32\_t)0x48)}}
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\#define\ EXTI\_LINE73\ \ \ \ \ \ ((uint32\_t)0x49)}}
\DoxyCodeLine{00341\ \textcolor{preprocessor}{\#define\ EXTI\_LINE74\ \ \ \ \ \ ((uint32\_t)0x4A)}}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#define\ EXTI\_LINE75\ \ \ \ \ \ ((uint32\_t)0x4B)\ \ }\textcolor{comment}{/*\ Not\ available\ in\ all\ family\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#define\ EXTI\_LINE76\ \ \ \ \ \ ((uint32\_t)0x4C)\ \ }\textcolor{comment}{/*\ Not\ available\ in\ all\ family\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ EXTI\_LINE77\ \ \ \ \ \ ((uint32\_t)0x4D)}}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ EXTI\_LINE78\ \ \ \ \ \ ((uint32\_t)0x4E)}}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ EXTI\_LINE79\ \ \ \ \ \ ((uint32\_t)0x4F)}}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ EXTI\_LINE80\ \ \ \ \ \ ((uint32\_t)0x50)}}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00350\ \textcolor{comment}{/*\ EXTI\_LINE77\ Reserved\ */}}
\DoxyCodeLine{00351\ \textcolor{comment}{/*\ EXTI\_LINE78\ Reserved\ */}}
\DoxyCodeLine{00352\ \textcolor{comment}{/*\ EXTI\_LINE79\ Reserved\ */}}
\DoxyCodeLine{00353\ \textcolor{comment}{/*\ EXTI\_LINE80\ Reserved\ */}}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00355\ \textcolor{comment}{/*\ EXTI\_LINE81\ \ \ Reserved\ */}}
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ EXTI\_LINE82\ \ \ \ \ \ ((uint32\_t)0x52)}}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00359\ \textcolor{comment}{/*\ EXTI\_LINE82\ Reserved\ */}}
\DoxyCodeLine{00360\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00361\ \textcolor{comment}{/*\ EXTI\_LINE83\ \ \ Reserved\ */}}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#define\ EXTI\_LINE84\ \ \ \ \ \ ((uint32\_t)0x54)}}
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00365\ \textcolor{comment}{/*\ EXTI\_LINE84\ Reserved\ */}}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ EXTI\_LINE85\ \ \ \ \ \ ((uint32\_t)0x55)}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#define\ EXTI\_LINE86\ \ \ \ \ \ ((uint32\_t)0x56)\ \ }\textcolor{comment}{/*\ Not\ available\ in\ all\ family\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#define\ EXTI\_LINE87\ \ \ \ \ \ ((uint32\_t)0x57)}}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#define\ EXTI\_LINE88\ \ \ \ \ \ ((uint32\_t)0x58)\ \ }\textcolor{comment}{/*\ Not\ available\ in\ all\ family\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\#define\ EXTI\_LINE89\ \ \ \ \ \ ((uint32\_t)0x59)\ \ }\textcolor{comment}{/*\ Not\ available\ in\ all\ family\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\#define\ EXTI\_LINE90\ \ \ \ \ \ ((uint32\_t)0x5A)\ \ }\textcolor{comment}{/*\ Not\ available\ in\ all\ family\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\#define\ EXTI\_LINE91\ \ \ \ \ \ ((uint32\_t)0x5B)\ \ }\textcolor{comment}{/*\ Not\ available\ in\ all\ family\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00374\ }
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\#define\ IS\_HAL\_EXTI\_CONFIG\_LINE(LINE)\ (((LINE)\ ==\ EXTI\_LINE0)\ ||\ ((LINE)\ ==\ EXTI\_LINE1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE2)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE4)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE6)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE7)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE8)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE9)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE10)\ ||\ ((LINE)\ ==\ EXTI\_LINE11)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE12)\ ||\ ((LINE)\ ==\ EXTI\_LINE13)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE14)\ ||\ ((LINE)\ ==\ EXTI\_LINE15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE16)\ ||\ ((LINE)\ ==\ EXTI\_LINE17)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE18)\ ||\ ((LINE)\ ==\ EXTI\_LINE19)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE20)\ ||\ ((LINE)\ ==\ EXTI\_LINE21)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE49)\ ||\ ((LINE)\ ==\ EXTI\_LINE51)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE82)\ ||\ ((LINE)\ ==\ EXTI\_LINE84)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE85)\ ||\ ((LINE)\ ==\ EXTI\_LINE86))}}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\#define\ IS\_HAL\_EXTI\_CONFIG\_LINE(LINE)\ (((LINE)\ ==\ EXTI\_LINE0)\ ||\ ((LINE)\ ==\ EXTI\_LINE1)||\ \(\backslash\)}}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE2)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE4)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE6)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE7)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE8)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE9)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE10)\ ||\ ((LINE)\ ==\ EXTI\_LINE11)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE12)\ ||\ ((LINE)\ ==\ EXTI\_LINE13)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE14)\ ||\ ((LINE)\ ==\ EXTI\_LINE15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00399\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE16)\ ||\ ((LINE)\ ==\ EXTI\_LINE17)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE18)\ ||\ ((LINE)\ ==\ EXTI\_LINE19)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE20)\ ||\ ((LINE)\ ==\ EXTI\_LINE21)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE49)\ ||\ ((LINE)\ ==\ EXTI\_LINE51)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE85)\ ||\ ((LINE)\ ==\ EXTI\_LINE86))}}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00405\ }
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#define\ IS\_EXTI\_ALL\_LINE(LINE)\ (((LINE)\ ==\ EXTI\_LINE0)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE2)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE4)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE6)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE7)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE8)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE9)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE10)\ ||\ ((LINE)\ ==\ EXTI\_LINE11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE12)\ ||\ ((LINE)\ ==\ EXTI\_LINE13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE14)\ ||\ ((LINE)\ ==\ EXTI\_LINE15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE16)\ ||\ ((LINE)\ ==\ EXTI\_LINE17)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE18)\ ||\ ((LINE)\ ==\ EXTI\_LINE19)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE20)\ ||\ ((LINE)\ ==\ EXTI\_LINE21)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE22)\ ||\ ((LINE)\ ==\ EXTI\_LINE23)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE24)\ ||\ ((LINE)\ ==\ EXTI\_LINE25)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE26)\ ||\ ((LINE)\ ==\ EXTI\_LINE27)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE28)\ ||\ ((LINE)\ ==\ EXTI\_LINE29)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE30)\ ||\ ((LINE)\ ==\ EXTI\_LINE31)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE32)\ ||\ ((LINE)\ ==\ EXTI\_LINE33)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE34)\ ||\ ((LINE)\ ==\ EXTI\_LINE35)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE36)\ ||\ ((LINE)\ ==\ EXTI\_LINE37)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00426\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE38)\ ||\ ((LINE)\ ==\ EXTI\_LINE39)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE40)\ ||\ ((LINE)\ ==\ EXTI\_LINE41)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE42)\ ||\ ((LINE)\ ==\ EXTI\_LINE43)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE44)\ ||\ ((LINE)\ ==\ EXTI\_LINE46)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE47)\ ||\ ((LINE)\ ==\ EXTI\_LINE48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE49)\ ||\ ((LINE)\ ==\ EXTI\_LINE50)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE51)\ ||\ ((LINE)\ ==\ EXTI\_LINE52)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE53)\ ||\ ((LINE)\ ==\ EXTI\_LINE54)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE55)\ ||\ ((LINE)\ ==\ EXTI\_LINE56)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE57)\ ||\ ((LINE)\ ==\ EXTI\_LINE58)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE59)\ ||\ ((LINE)\ ==\ EXTI\_LINE60)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE61)\ ||\ ((LINE)\ ==\ EXTI\_LINE62)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE63)\ ||\ ((LINE)\ ==\ EXTI\_LINE64)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE65)\ ||\ ((LINE)\ ==\ EXTI\_LINE66)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00440\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE67)\ ||\ ((LINE)\ ==\ EXTI\_LINE68)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE69)\ ||\ ((LINE)\ ==\ EXTI\_LINE70)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00442\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE71)\ ||\ ((LINE)\ ==\ EXTI\_LINE72)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE73)\ ||\ ((LINE)\ ==\ EXTI\_LINE74)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE75)\ ||\ ((LINE)\ ==\ EXTI\_LINE76)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE77)\ ||\ ((LINE)\ ==\ EXTI\_LINE79)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE84)\ ||\ ((LINE)\ ==\ EXTI\_LINE85)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE86)\ ||\ ((LINE)\ ==\ EXTI\_LINE87)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00448\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE78)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00449\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE80)\ ||\ ((LINE)\ ==\ EXTI\_LINE82))}}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00451\ \textcolor{preprocessor}{\#define\ IS\_EXTI\_ALL\_LINE(LINE)\ (((LINE)\ ==\ EXTI\_LINE0)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00452\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE2)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE4)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE6)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE7)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE8)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE9)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE10)\ ||\ ((LINE)\ ==\ EXTI\_LINE11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE12)\ ||\ ((LINE)\ ==\ EXTI\_LINE13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE14)\ ||\ ((LINE)\ ==\ EXTI\_LINE15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE16)\ ||\ ((LINE)\ ==\ EXTI\_LINE17)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE18)\ ||\ ((LINE)\ ==\ EXTI\_LINE19)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE20)\ ||\ ((LINE)\ ==\ EXTI\_LINE21)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE22)\ ||\ ((LINE)\ ==\ EXTI\_LINE23)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00463\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE24)\ ||\ ((LINE)\ ==\ EXTI\_LINE25)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00464\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE26)\ ||\ ((LINE)\ ==\ EXTI\_LINE27)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE28)\ ||\ ((LINE)\ ==\ EXTI\_LINE29)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00466\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE30)\ ||\ ((LINE)\ ==\ EXTI\_LINE31)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00467\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE32)\ ||\ ((LINE)\ ==\ EXTI\_LINE33)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE34)\ ||\ ((LINE)\ ==\ EXTI\_LINE35)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE36)\ ||\ ((LINE)\ ==\ EXTI\_LINE37)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00470\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE38)\ ||\ ((LINE)\ ==\ EXTI\_LINE39)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00471\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE40)\ ||\ ((LINE)\ ==\ EXTI\_LINE41)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00472\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE42)\ ||\ ((LINE)\ ==\ EXTI\_LINE43)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE44)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE47)\ ||\ ((LINE)\ ==\ EXTI\_LINE48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00475\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE49)\ ||\ ((LINE)\ ==\ EXTI\_LINE50)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00476\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE51)\ ||\ ((LINE)\ ==\ EXTI\_LINE52)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE53)\ ||\ ((LINE)\ ==\ EXTI\_LINE54)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE55)\ ||\ ((LINE)\ ==\ EXTI\_LINE56)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00479\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE57)\ ||\ ((LINE)\ ==\ EXTI\_LINE58)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00480\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE59)\ ||\ ((LINE)\ ==\ EXTI\_LINE60)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00481\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE61)\ ||\ ((LINE)\ ==\ EXTI\_LINE62)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00482\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE63)\ ||\ ((LINE)\ ==\ EXTI\_LINE64)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE65)\ ||\ ((LINE)\ ==\ EXTI\_LINE66)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE67)\ ||\ ((LINE)\ ==\ EXTI\_LINE68)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00485\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE69)\ ||\ ((LINE)\ ==\ EXTI\_LINE70)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00486\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE71)\ ||\ ((LINE)\ ==\ EXTI\_LINE72)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE73)\ ||\ ((LINE)\ ==\ EXTI\_LINE74)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00488\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE75)\ ||\ ((LINE)\ ==\ EXTI\_LINE76)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE85)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE86)\ ||\ ((LINE)\ ==\ EXTI\_LINE87)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE88)\ ||\ ((LINE)\ ==\ EXTI\_LINE89)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE90)\ ||\ ((LINE)\ ==\ EXTI\_LINE91))}}
\DoxyCodeLine{00493\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00494\ }
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\#define\ IS\_EXTI\_D1\_LINE(LINE)\ (((LINE)\ ==\ EXTI\_LINE0)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00497\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE2)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE4)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE6)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE7)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00500\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE8)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE9)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE10)\ ||\ ((LINE)\ ==\ EXTI\_LINE11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE12)\ ||\ ((LINE)\ ==\ EXTI\_LINE13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE14)\ ||\ ((LINE)\ ==\ EXTI\_LINE15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE16)\ ||\ ((LINE)\ ==\ EXTI\_LINE17)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE18)\ ||\ ((LINE)\ ==\ EXTI\_LINE19)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE20)\ ||\ ((LINE)\ ==\ EXTI\_LINE21)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE22)\ ||\ ((LINE)\ ==\ EXTI\_LINE23)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE24)\ ||\ ((LINE)\ ==\ EXTI\_LINE25)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE26)\ ||\ ((LINE)\ ==\ EXTI\_LINE27)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE28)\ ||\ ((LINE)\ ==\ EXTI\_LINE29)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE30)\ ||\ ((LINE)\ ==\ EXTI\_LINE31)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00512\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE32)\ ||\ ((LINE)\ ==\ EXTI\_LINE33)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00513\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE34)\ ||\ ((LINE)\ ==\ EXTI\_LINE35)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00514\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE36)\ ||\ ((LINE)\ ==\ EXTI\_LINE37)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00515\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE38)\ ||\ ((LINE)\ ==\ EXTI\_LINE39)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00516\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE40)\ ||\ ((LINE)\ ==\ EXTI\_LINE41)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE42)\ ||\ ((LINE)\ ==\ EXTI\_LINE43)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00518\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE44)\ ||\ ((LINE)\ ==\ EXTI\_LINE46)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE47)\ ||\ ((LINE)\ ==\ EXTI\_LINE48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE49)\ ||\ ((LINE)\ ==\ EXTI\_LINE50)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE51)\ ||\ ((LINE)\ ==\ EXTI\_LINE52)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE53)\ ||\ ((LINE)\ ==\ EXTI\_LINE54)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE55)\ ||\ ((LINE)\ ==\ EXTI\_LINE56)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE57)\ ||\ ((LINE)\ ==\ EXTI\_LINE58)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE59)\ ||\ ((LINE)\ ==\ EXTI\_LINE60)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00526\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE61)\ ||\ ((LINE)\ ==\ EXTI\_LINE62)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00527\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE63)\ ||\ ((LINE)\ ==\ EXTI\_LINE64)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE65)\ ||\ ((LINE)\ ==\ EXTI\_LINE66)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00529\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE67)\ ||\ ((LINE)\ ==\ EXTI\_LINE68)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00530\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE69)\ ||\ ((LINE)\ ==\ EXTI\_LINE70)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE71)\ ||\ ((LINE)\ ==\ EXTI\_LINE72)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE73)\ ||\ ((LINE)\ ==\ EXTI\_LINE74)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE75)\ ||\ ((LINE)\ ==\ EXTI\_LINE76)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE77)\ ||\ ((LINE)\ ==\ EXTI\_LINE79)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE84)\ ||\ ((LINE)\ ==\ EXTI\_LINE85)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE86)\ ||\ ((LINE)\ ==\ EXTI\_LINE87))}}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00538\ \textcolor{preprocessor}{\#define\ IS\_EXTI\_D1\_LINE(LINE)\ (((LINE)\ ==\ EXTI\_LINE0)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00539\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE2)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00540\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE4)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE6)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE7)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE8)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE9)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE10)\ ||\ ((LINE)\ ==\ EXTI\_LINE11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE12)\ ||\ ((LINE)\ ==\ EXTI\_LINE13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE14)\ ||\ ((LINE)\ ==\ EXTI\_LINE15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00546\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE16)\ ||\ ((LINE)\ ==\ EXTI\_LINE17)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00547\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE18)\ ||\ ((LINE)\ ==\ EXTI\_LINE19)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00548\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE20)\ ||\ ((LINE)\ ==\ EXTI\_LINE21)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00549\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE22)\ ||\ ((LINE)\ ==\ EXTI\_LINE23)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00550\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE24)\ ||\ ((LINE)\ ==\ EXTI\_LINE25)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00551\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE26)\ ||\ ((LINE)\ ==\ EXTI\_LINE27)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00552\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE28)\ ||\ ((LINE)\ ==\ EXTI\_LINE29)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00553\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE30)\ ||\ ((LINE)\ ==\ EXTI\_LINE31)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00554\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE32)\ ||\ ((LINE)\ ==\ EXTI\_LINE33)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE34)\ ||\ ((LINE)\ ==\ EXTI\_LINE35)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE36)\ ||\ ((LINE)\ ==\ EXTI\_LINE37)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE38)\ ||\ ((LINE)\ ==\ EXTI\_LINE39)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE40)\ ||\ ((LINE)\ ==\ EXTI\_LINE41)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00559\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE42)\ ||\ ((LINE)\ ==\ EXTI\_LINE43)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE44)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE47)\ ||\ ((LINE)\ ==\ EXTI\_LINE48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE49)\ ||\ ((LINE)\ ==\ EXTI\_LINE50)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE51)\ ||\ ((LINE)\ ==\ EXTI\_LINE52)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE53)\ ||\ ((LINE)\ ==\ EXTI\_LINE54)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00565\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE55)\ ||\ ((LINE)\ ==\ EXTI\_LINE56)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE57)\ ||\ ((LINE)\ ==\ EXTI\_LINE58)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE59)\ ||\ ((LINE)\ ==\ EXTI\_LINE60)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE61)\ ||\ ((LINE)\ ==\ EXTI\_LINE62)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE63)\ ||\ ((LINE)\ ==\ EXTI\_LINE64)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00570\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE65)\ ||\ ((LINE)\ ==\ EXTI\_LINE66)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00571\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE67)\ ||\ ((LINE)\ ==\ EXTI\_LINE68)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00572\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE69)\ ||\ ((LINE)\ ==\ EXTI\_LINE70)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00573\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE71)\ ||\ ((LINE)\ ==\ EXTI\_LINE72)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE73)\ ||\ ((LINE)\ ==\ EXTI\_LINE74)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE75)\ ||\ ((LINE)\ ==\ EXTI\_LINE76)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00576\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE85)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE86)\ ||\ ((LINE)\ ==\ EXTI\_LINE87)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE88)\ ||\ ((LINE)\ ==\ EXTI\_LINE89)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00579\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE90)\ ||\ ((LINE)\ ==\ EXTI\_LINE91))}}
\DoxyCodeLine{00580\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00581\ }
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\#define\ IS\_EXTI\_D2\_LINE(LINE)\ (((LINE)\ ==\ EXTI\_LINE0)\ \ ||\ ((LINE)\ ==\ EXTI\_LINE1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE2)\ ||\ ((LINE)\ ==\ EXTI\_LINE3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE4)\ ||\ ((LINE)\ ==\ EXTI\_LINE5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00586\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE6)\ ||\ ((LINE)\ ==\ EXTI\_LINE7)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE8)\ ||\ ((LINE)\ ==\ EXTI\_LINE9)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE10)\ ||\ ((LINE)\ ==\ EXTI\_LINE11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00589\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE12)\ ||\ ((LINE)\ ==\ EXTI\_LINE13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00590\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE14)\ ||\ ((LINE)\ ==\ EXTI\_LINE15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE16)\ ||\ ((LINE)\ ==\ EXTI\_LINE17)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE18)\ ||\ ((LINE)\ ==\ EXTI\_LINE19)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE20)\ ||\ ((LINE)\ ==\ EXTI\_LINE21)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE22)\ ||\ ((LINE)\ ==\ EXTI\_LINE23)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE24)\ ||\ ((LINE)\ ==\ EXTI\_LINE25)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00596\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE26)\ ||\ ((LINE)\ ==\ EXTI\_LINE27)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE28)\ ||\ ((LINE)\ ==\ EXTI\_LINE29)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE30)\ ||\ ((LINE)\ ==\ EXTI\_LINE31)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE32)\ ||\ ((LINE)\ ==\ EXTI\_LINE33)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE34)\ ||\ ((LINE)\ ==\ EXTI\_LINE35)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE36)\ ||\ ((LINE)\ ==\ EXTI\_LINE37)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE38)\ ||\ ((LINE)\ ==\ EXTI\_LINE39)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE40)\ ||\ ((LINE)\ ==\ EXTI\_LINE41)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE42)\ ||\ ((LINE)\ ==\ EXTI\_LINE43)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE44)\ ||\ ((LINE)\ ==\ EXTI\_LINE46)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00606\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE47)\ ||\ ((LINE)\ ==\ EXTI\_LINE48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00607\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE49)\ ||\ ((LINE)\ ==\ EXTI\_LINE50)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00608\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE51)\ ||\ ((LINE)\ ==\ EXTI\_LINE52)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00609\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE53)\ ||\ ((LINE)\ ==\ EXTI\_LINE54)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00610\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE55)\ ||\ ((LINE)\ ==\ EXTI\_LINE56)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE57)\ ||\ ((LINE)\ ==\ EXTI\_LINE58)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE59)\ ||\ ((LINE)\ ==\ EXTI\_LINE60)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE61)\ ||\ ((LINE)\ ==\ EXTI\_LINE62)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE63)\ ||\ ((LINE)\ ==\ EXTI\_LINE64)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE65)\ ||\ ((LINE)\ ==\ EXTI\_LINE66)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE67)\ ||\ ((LINE)\ ==\ EXTI\_LINE68)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00617\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE69)\ ||\ ((LINE)\ ==\ EXTI\_LINE70)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE71)\ ||\ ((LINE)\ ==\ EXTI\_LINE72)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE73)\ ||\ ((LINE)\ ==\ EXTI\_LINE74)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00620\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE75)\ ||\ ((LINE)\ ==\ EXTI\_LINE76)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE78)\ ||\ ((LINE)\ ==\ EXTI\_LINE80)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE82)\ ||\ ((LINE)\ ==\ EXTI\_LINE85)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00623\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE86)\ ||\ ((LINE)\ ==\ EXTI\_LINE87))}}
\DoxyCodeLine{00624\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00625\ }
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\#define\ IS\_EXTI\_D3\_LINE(LINE)\ (((LINE)\ ==\ EXTI\_LINE0)\ ||\ ((LINE)\ ==\ EXTI\_LINE1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE2)\ ||\ ((LINE)\ ==\ EXTI\_LINE3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE4)\ ||\ ((LINE)\ ==\ EXTI\_LINE5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE6)\ ||\ ((LINE)\ ==\ EXTI\_LINE7)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE8)\ ||\ ((LINE)\ ==\ EXTI\_LINE9)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE10)\ ||\ ((LINE)\ ==\ EXTI\_LINE11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE12)\ ||\ ((LINE)\ ==\ EXTI\_LINE13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE14)\ ||\ ((LINE)\ ==\ EXTI\_LINE15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE19)\ ||\ ((LINE)\ ==\ EXTI\_LINE20)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE21)\ ||\ ((LINE)\ ==\ EXTI\_LINE25)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE34)\ ||\ ((LINE)\ ==\ EXTI\_LINE35)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE41)\ ||\ ((LINE)\ ==\ EXTI\_LINE48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE49)\ ||\ ((LINE)\ ==\ EXTI\_LINE50)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE51)\ ||\ ((LINE)\ ==\ EXTI\_LINE52)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00641\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE53))}}
\DoxyCodeLine{00642\ \textcolor{preprocessor}{\#elif\ (POWER\_DOMAINS\_NUMBER\ ==\ 3U)}}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\#define\ IS\_EXTI\_D3\_LINE(LINE)\ (((LINE)\ ==\ EXTI\_LINE0)\ ||\ ((LINE)\ ==\ EXTI\_LINE1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE2)\ ||\ ((LINE)\ ==\ EXTI\_LINE3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE4)\ ||\ ((LINE)\ ==\ EXTI\_LINE5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE6)\ ||\ ((LINE)\ ==\ EXTI\_LINE7)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE8)\ ||\ ((LINE)\ ==\ EXTI\_LINE9)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE10)\ ||\ ((LINE)\ ==\ EXTI\_LINE11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE12)\ ||\ ((LINE)\ ==\ EXTI\_LINE13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE14)\ ||\ ((LINE)\ ==\ EXTI\_LINE15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE19)\ ||\ ((LINE)\ ==\ EXTI\_LINE20)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE21)\ ||\ ((LINE)\ ==\ EXTI\_LINE25)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE34)\ ||\ ((LINE)\ ==\ EXTI\_LINE35)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE41)\ ||\ ((LINE)\ ==\ EXTI\_LINE48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE49)\ ||\ ((LINE)\ ==\ EXTI\_LINE50)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE51)\ ||\ ((LINE)\ ==\ EXTI\_LINE52)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE53)\ ||\ ((LINE)\ ==\ EXTI\_LINE88))}}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\#define\ IS\_EXTI\_D3\_LINE(LINE)\ (((LINE)\ ==\ EXTI\_LINE0)\ ||\ ((LINE)\ ==\ EXTI\_LINE1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE2)\ ||\ ((LINE)\ ==\ EXTI\_LINE3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE4)\ ||\ ((LINE)\ ==\ EXTI\_LINE5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE6)\ ||\ ((LINE)\ ==\ EXTI\_LINE7)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE8)\ ||\ ((LINE)\ ==\ EXTI\_LINE9)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE10)\ ||\ ((LINE)\ ==\ EXTI\_LINE11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE12)\ ||\ ((LINE)\ ==\ EXTI\_LINE13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE14)\ ||\ ((LINE)\ ==\ EXTI\_LINE15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE19)\ ||\ ((LINE)\ ==\ EXTI\_LINE20)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE21)\ ||\ ((LINE)\ ==\ EXTI\_LINE25)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE34)\ ||\ ((LINE)\ ==\ EXTI\_LINE35)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00670\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE41)\ ||\ ((LINE)\ ==\ EXTI\_LINE48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE49)\ ||\ ((LINE)\ ==\ EXTI\_LINE50)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LINE)\ ==\ EXTI\_LINE51)\ ||\ ((LINE)\ ==\ EXTI\_LINE88))}}
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00674\ }
\DoxyCodeLine{00675\ }
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\#define\ \ BDMA\_CH6\_CLEAR\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\#define\ \ BDMA\_CH7\_CLEAR\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#if\ defined\ (LPTIM4)}}
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\#define\ \ LPTIM4\_OUT\_CLEAR\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000002)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00680\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00681\ \textcolor{preprocessor}{\#define\ \ LPTIM2\_OUT\_CLEAR\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000002)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00682\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00683\ \textcolor{preprocessor}{\#if\ defined\ (LPTIM5)}}
\DoxyCodeLine{00684\ \textcolor{preprocessor}{\#define\ \ LPTIM5\_OUT\_CLEAR\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000003)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00685\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00686\ \textcolor{preprocessor}{\#define\ \ LPTIM3\_OUT\_CLEAR\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000003)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#if\ defined\ (LPTIM4)\ \&\&\ defined\ (LPTIM5)}}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#define\ IS\_EXTI\_D3\_CLEAR(SOURCE)\ (((SOURCE)\ ==\ BDMA\_CH6\_CLEAR)\ ||\ ((SOURCE)\ ==\ BDMA\_CH7\_CLEAR)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ LPTIM4\_OUT\_CLEAR)\ ||\ ((SOURCE)\ ==\ LPTIM5\_OUT\_CLEAR))}}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00692\ \textcolor{preprocessor}{\#define\ IS\_EXTI\_D3\_CLEAR(SOURCE)\ (((SOURCE)\ ==\ BDMA\_CH6\_CLEAR)\ ||\ ((SOURCE)\ ==\ BDMA\_CH7\_CLEAR)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00693\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ LPTIM2\_OUT\_CLEAR)\ ||\ ((SOURCE)\ ==\ LPTIM3\_OUT\_CLEAR))}}
\DoxyCodeLine{00694\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM4\ LPTIM5\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00698\ }
\DoxyCodeLine{00699\ }
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#define\ FMC\_SWAPBMAP\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\#define\ FMC\_SWAPBMAP\_SDRAM\_SRAM\ \ \ \ \ \ \ \ \ \ FMC\_BCR1\_BMAP\_0}}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\#define\ FMC\_SWAPBMAP\_SDRAMB2\ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCR1\_BMAP\_1}}
\DoxyCodeLine{00706\ }
\DoxyCodeLine{00707\ \textcolor{preprocessor}{\#define\ IS\_FMC\_SWAPBMAP\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ FMC\_SWAPBMAP\_DISABLE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FMC\_SWAPBMAP\_SDRAM\_SRAM)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FMC\_SWAPBMAP\_SDRAMB2))}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00716\ }
\DoxyCodeLine{00717\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00725\ }
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ART\_ENABLE()\ \ \ SET\_BIT(ART-\/>CTR,\ ART\_CTR\_EN)}}
\DoxyCodeLine{00730\ }
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ART\_DISABLE()\ \ \ CLEAR\_BIT(ART-\/>CTR,\ ART\_CTR\_EN)}}
\DoxyCodeLine{00735\ }
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\#define\ \_\_HAL\_ART\_CONFIG\_BASE\_ADDRESS(\_\_BASE\_ADDRESS\_\_)\ \ \ MODIFY\_REG(ART-\/>CTR,\ ART\_CTR\_PCACHEADDR,\ (((\_\_BASE\_ADDRESS\_\_)\ >>\ 12U)\ \&\ 0x000FFF00UL))}}
\DoxyCodeLine{00740\ }
\DoxyCodeLine{00744\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00745\ }
\DoxyCodeLine{00749\ }
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_BREAK\_AXISRAM\_DBL\_ECC\_LOCK()\ \ \ \ \ SET\_BIT(SYSCFG-\/>CFGR,\ SYSCFG\_CFGR\_AXISRAML)}}
\DoxyCodeLine{00756\ }
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_BREAK\_ITCM\_DBL\_ECC\_LOCK()\ \ \ \ \ \ \ \ SET\_BIT(SYSCFG-\/>CFGR,\ SYSCFG\_CFGR\_ITCML)}}
\DoxyCodeLine{00763\ }
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_BREAK\_DTCM\_DBL\_ECC\_LOCK()\ \ \ \ \ \ \ \ SET\_BIT(SYSCFG-\/>CFGR,\ SYSCFG\_CFGR\_DTCML)}}
\DoxyCodeLine{00770\ }
\DoxyCodeLine{00776\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_BREAK\_SRAM1\_DBL\_ECC\_LOCK()\ \ \ \ \ \ \ SET\_BIT(SYSCFG-\/>CFGR,\ SYSCFG\_CFGR\_SRAM1L)}}
\DoxyCodeLine{00777\ }
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_BREAK\_SRAM2\_DBL\_ECC\_LOCK()\ \ \ \ \ \ \ SET\_BIT(SYSCFG-\/>CFGR,\ SYSCFG\_CFGR\_SRAM2L)}}
\DoxyCodeLine{00784\ }
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_BREAK\_SRAM3\_DBL\_ECC\_LOCK()\ \ \ \ \ \ \ SET\_BIT(SYSCFG-\/>CFGR,\ SYSCFG\_CFGR\_SRAM3L)}}
\DoxyCodeLine{00791\ }
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_BREAK\_SRAM4\_DBL\_ECC\_LOCK()\ \ \ \ \ \ \ SET\_BIT(SYSCFG-\/>CFGR,\ SYSCFG\_CFGR\_SRAM4L)}}
\DoxyCodeLine{00798\ }
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_BREAK\_BKRAM\_DBL\_ECC\_LOCK()\ \ \ \ \ \ \ SET\_BIT(SYSCFG-\/>CFGR,\ SYSCFG\_CFGR\_BKRAML)}}
\DoxyCodeLine{00805\ }
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_BREAK\_CM7\_LOCKUP\_LOCK()\ \ \ \ \ \ \ \ \ \ SET\_BIT(SYSCFG-\/>CFGR,\ SYSCFG\_CFGR\_CM7L)}}
\DoxyCodeLine{00812\ }
\DoxyCodeLine{00818\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_BREAK\_FLASH\_DBL\_ECC\_LOCK()\ \ \ \ \ \ \ SET\_BIT(SYSCFG-\/>CFGR,\ SYSCFG\_CFGR\_FLASHL)}}
\DoxyCodeLine{00819\ }
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_BREAK\_PVD\_LOCK()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(SYSCFG-\/>CFGR,\ SYSCFG\_CFGR\_PVDL)}}
\DoxyCodeLine{00826\ }
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00833\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_BREAK\_CM4\_LOCKUP\_LOCK()\ \ \ \ \ \ \ \ \ \ SET\_BIT(SYSCFG-\/>CFGR,\ SYSCFG\_CFGR\_CM4L)}}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00835\ }
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\#if\ !defined(SYSCFG\_PMCR\_BOOSTEN)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_FASTMODEPLUS\_ENABLE(\_\_FASTMODEPLUS\_\_)\ \ do\ \{assert\_param(IS\_SYSCFG\_FASTMODEPLUS((\_\_FASTMODEPLUS\_\_)));\(\backslash\)}}
\DoxyCodeLine{00845\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(SYSCFG-\/>PMCR,\ (\_\_FASTMODEPLUS\_\_));\(\backslash\)}}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0)}}
\DoxyCodeLine{00847\ }
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SYSCFG\_FASTMODEPLUS\_DISABLE(\_\_FASTMODEPLUS\_\_)\ do\ \{assert\_param(IS\_SYSCFG\_FASTMODEPLUS((\_\_FASTMODEPLUS\_\_)));\(\backslash\)}}
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(SYSCFG-\/>PMCR,\ (\_\_FASTMODEPLUS\_\_));\(\backslash\)}}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0)}}
\DoxyCodeLine{00851\ }
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !SYSCFG\_PMCR\_BOOSTEN\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00856\ }
\DoxyCodeLine{00860\ }
\DoxyCodeLine{00863\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_WWDG1()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB3FZ1\ |=\ (DBGMCU\_APB3FZ1\_DBG\_WWDG1))}}
\DoxyCodeLine{00864\ }
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM2()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ |=\ (DBGMCU\_APB1LFZ1\_DBG\_TIM2))}}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM3()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ |=\ (DBGMCU\_APB1LFZ1\_DBG\_TIM3))}}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM4()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ |=\ (DBGMCU\_APB1LFZ1\_DBG\_TIM4))}}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM5()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ |=\ (DBGMCU\_APB1LFZ1\_DBG\_TIM5))}}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM6()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ |=\ (DBGMCU\_APB1LFZ1\_DBG\_TIM6))}}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM7()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ |=\ (DBGMCU\_APB1LFZ1\_DBG\_TIM7))}}
\DoxyCodeLine{00871\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM12()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ |=\ (DBGMCU\_APB1LFZ1\_DBG\_TIM12))}}
\DoxyCodeLine{00872\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM13()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ |=\ (DBGMCU\_APB1LFZ1\_DBG\_TIM13))}}
\DoxyCodeLine{00873\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM14()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ |=\ (DBGMCU\_APB1LFZ1\_DBG\_TIM14))}}
\DoxyCodeLine{00874\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_LPTIM1()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ |=\ (DBGMCU\_APB1LFZ1\_DBG\_LPTIM1))}}
\DoxyCodeLine{00875\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_I2C1()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ |=\ (DBGMCU\_APB1LFZ1\_DBG\_I2C1))}}
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_I2C2()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ |=\ (DBGMCU\_APB1LFZ1\_DBG\_I2C2))}}
\DoxyCodeLine{00877\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_I2C3()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ |=\ (DBGMCU\_APB1LFZ1\_DBG\_I2C3))}}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_I2C5()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ |=\ (DBGMCU\_APB1LFZ1\_DBG\_I2C5))}}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\#if\ defined(DBGMCU\_APB1HFZ1\_DBG\_FDCAN)}}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_FDCAN()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1HFZ1\ |=\ (DBGMCU\_APB1HFZ1\_DBG\_FDCAN))}}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DBGMCU\_APB1HFZ1\_DBG\_FDCAN*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00884\ }
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\#if\ defined(TIM23)}}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM23()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1HFZ1\ |=\ (DBGMCU\_APB1HFZ1\_DBG\_TIM23))}}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*TIM23*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\#if\ defined(TIM24)}}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM24()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1HFZ1\ |=\ (DBGMCU\_APB1HFZ1\_DBG\_TIM24))}}
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*TIM24*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00891\ }
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM1()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ1\ |=\ (DBGMCU\_APB2FZ1\_DBG\_TIM1))}}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM8()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ1\ |=\ (DBGMCU\_APB2FZ1\_DBG\_TIM8))}}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM15()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ1\ |=\ (DBGMCU\_APB2FZ1\_DBG\_TIM15))}}
\DoxyCodeLine{00895\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM16()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ1\ |=\ (DBGMCU\_APB2FZ1\_DBG\_TIM16))}}
\DoxyCodeLine{00896\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_TIM17()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ1\ |=\ (DBGMCU\_APB2FZ1\_DBG\_TIM17))}}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_HRTIM()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ1\ |=\ (DBGMCU\_APB2FZ1\_DBG\_HRTIM))}}
\DoxyCodeLine{00898\ }
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_I2C4()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ1\ |=\ (DBGMCU\_APB4FZ1\_DBG\_I2C4))}}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_LPTIM2()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ1\ |=\ (DBGMCU\_APB4FZ1\_DBG\_LPTIM2))}}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_LPTIM3()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ1\ |=\ (DBGMCU\_APB4FZ1\_DBG\_LPTIM3))}}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_LPTIM4()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ1\ |=\ (DBGMCU\_APB4FZ1\_DBG\_LPTIM4))}}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_LPTIM5()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ1\ |=\ (DBGMCU\_APB4FZ1\_DBG\_LPTIM5))}}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_RTC()\ \ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ1\ |=\ (DBGMCU\_APB4FZ1\_DBG\_RTC))}}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE\_IWDG1()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ1\ |=\ (DBGMCU\_APB4FZ1\_DBG\_IWDG1))}}
\DoxyCodeLine{00906\ }
\DoxyCodeLine{00907\ }
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_WWDG1()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB3FZ1\ \ \&=\ \string~\ (DBGMCU\_APB3FZ1\_DBG\_WWDG1))}}
\DoxyCodeLine{00909\ }
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM2()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ1\_DBG\_TIM2))}}
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM3()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ1\_DBG\_TIM3))}}
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM4()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ1\_DBG\_TIM4))}}
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM5()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ1\_DBG\_TIM5))}}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM6()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ1\_DBG\_TIM6))}}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM7()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ1\_DBG\_TIM7))}}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM12()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ1\_DBG\_TIM12))}}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM13()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ1\_DBG\_TIM13))}}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM14()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ1\_DBG\_TIM14))}}
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_LPTIM1()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ1\_DBG\_LPTIM1))}}
\DoxyCodeLine{00920\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_I2C1()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ1\_DBG\_I2C1))}}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_I2C2()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ1\_DBG\_I2C2))}}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_I2C3()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ1\_DBG\_I2C3))}}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_I2C5()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ1\_DBG\_I2C5))}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\#if\ defined(DBGMCU\_APB1HFZ1\_DBG\_FDCAN)}}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_FDCAN()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1HFZ1\ \ \&=\ \string~\ (DBGMCU\_APB1HFZ1\_DBG\_FDCAN))}}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DBGMCU\_APB1HFZ1\_DBG\_FDCAN*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00929\ }
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#if\ defined(TIM23)}}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM23()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1HFZ1\ \&=\ \string~\ (DBGMCU\_APB1HFZ1\_DBG\_TIM23))}}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*TIM23*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#if\ defined(TIM24)}}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM24()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1HFZ1\ \&=\ \string~\ (DBGMCU\_APB1HFZ1\_DBG\_TIM24))}}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*TIM24*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00936\ }
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM1()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ1\ \ \&=\ \string~\ (DBGMCU\_APB2FZ1\_DBG\_TIM1))}}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM8()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ1\ \ \&=\ \string~\ (DBGMCU\_APB2FZ1\_DBG\_TIM8))}}
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM15()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ1\ \ \&=\ \string~\ (DBGMCU\_APB2FZ1\_DBG\_TIM15))}}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM16()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ1\ \ \&=\ \string~\ (DBGMCU\_APB2FZ1\_DBG\_TIM16))}}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_TIM17()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ1\ \ \&=\ \string~\ (DBGMCU\_APB2FZ1\_DBG\_TIM17))}}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_HRTIM()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ1\ \ \&=\ \string~\ (DBGMCU\_APB2FZ1\_DBG\_HRTIM))}}
\DoxyCodeLine{00943\ }
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_I2C4()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ1\ \ \&=\ \string~\ (DBGMCU\_APB4FZ1\_DBG\_I2C4))}}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_LPTIM2()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ1\ \ \&=\ \string~\ (DBGMCU\_APB4FZ1\_DBG\_LPTIM2))}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_LPTIM3()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ1\ \ \&=\ \string~\ (DBGMCU\_APB4FZ1\_DBG\_LPTIM3))}}
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_LPTIM4()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ1\ \ \&=\ \string~\ (DBGMCU\_APB4FZ1\_DBG\_LPTIM4))}}
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_LPTIM5()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ1\ \ \&=\ \string~\ (DBGMCU\_APB4FZ1\_DBG\_LPTIM5))}}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_RTC()\ \ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ1\ \ \&=\ \string~\ (DBGMCU\_APB4FZ1\_DBG\_RTC))}}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze\_IWDG1()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ1\ \ \&=\ \string~\ (DBGMCU\_APB4FZ1\_DBG\_IWDG1))}}
\DoxyCodeLine{00951\ }
\DoxyCodeLine{00952\ }
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00954\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_IWDG2()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ \ |=\ (DBGMCU\_APB4FZ2\_DBG\_IWDG2))}}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_WWDG2()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ |=\ (DBGMCU\_APB1LFZ2\_DBG\_WWDG2))}}
\DoxyCodeLine{00956\ }
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_IWDG2()\ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ \ \&=\ \string~\ (DBGMCU\_APB4FZ2\_DBG\_IWDG2))}}
\DoxyCodeLine{00958\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_WWDG2()\ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ \&=\ \string~\ (DBGMCU\_APB1LFZ2\_DBG\_WWDG2))}}
\DoxyCodeLine{00959\ }
\DoxyCodeLine{00960\ }
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_WWDG1()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB3FZ2\ |=\ (DBGMCU\_APB3FZ2\_DBG\_WWDG1))}}
\DoxyCodeLine{00962\ }
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_TIM2()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ |=\ (DBGMCU\_APB1LFZ2\_DBG\_TIM2))}}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_TIM3()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ |=\ (DBGMCU\_APB1LFZ2\_DBG\_TIM3))}}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_TIM4()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ |=\ (DBGMCU\_APB1LFZ2\_DBG\_TIM4))}}
\DoxyCodeLine{00966\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_TIM5()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ |=\ (DBGMCU\_APB1LFZ2\_DBG\_TIM5))}}
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_TIM6()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ |=\ (DBGMCU\_APB1LFZ2\_DBG\_TIM6))}}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_TIM7()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ |=\ (DBGMCU\_APB1LFZ2\_DBG\_TIM7))}}
\DoxyCodeLine{00969\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_TIM12()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ |=\ (DBGMCU\_APB1LFZ2\_DBG\_TIM12))}}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_TIM13()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ |=\ (DBGMCU\_APB1LFZ2\_DBG\_TIM13))}}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_TIM14()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ |=\ (DBGMCU\_APB1LFZ2\_DBG\_TIM14))}}
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_LPTIM1()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ |=\ (DBGMCU\_APB1LFZ2\_DBG\_LPTIM1))}}
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_I2C1()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ |=\ (DBGMCU\_APB1LFZ2\_DBG\_I2C1))}}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_I2C2()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ |=\ (DBGMCU\_APB1LFZ2\_DBG\_I2C2))}}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_I2C3()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ |=\ (DBGMCU\_APB1LFZ2\_DBG\_I2C3))}}
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_FDCAN()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1HFZ2\ |=\ (DBGMCU\_APB1HFZ2\_DBG\_FDCAN))}}
\DoxyCodeLine{00977\ }
\DoxyCodeLine{00978\ }
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_TIM1()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ2\ |=\ (DBGMCU\_APB2FZ2\_DBG\_TIM1))}}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_TIM8()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ2\ |=\ (DBGMCU\_APB2FZ2\_DBG\_TIM8))}}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_TIM15()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ2\ |=\ (DBGMCU\_APB2FZ2\_DBG\_TIM15))}}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_TIM16()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ2\ |=\ (DBGMCU\_APB2FZ2\_DBG\_TIM16))}}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_TIM17()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ2\ |=\ (DBGMCU\_APB2FZ2\_DBG\_TIM17))}}
\DoxyCodeLine{00984\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_HRTIM()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ2\ |=\ (DBGMCU\_APB2FZ2\_DBG\_HRTIM))}}
\DoxyCodeLine{00985\ }
\DoxyCodeLine{00986\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_I2C4()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ |=\ (DBGMCU\_APB4FZ2\_DBG\_I2C4))}}
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_LPTIM2()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ |=\ (DBGMCU\_APB4FZ2\_DBG\_LPTIM2))}}
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_LPTIM3()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ |=\ (DBGMCU\_APB4FZ2\_DBG\_LPTIM3))}}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_LPTIM4()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ |=\ (DBGMCU\_APB4FZ2\_DBG\_LPTIM4))}}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_LPTIM5()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ |=\ (DBGMCU\_APB4FZ2\_DBG\_LPTIM5))}}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_RTC()\ \ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ |=\ (DBGMCU\_APB4FZ2\_DBG\_RTC))}}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_FREEZE2\_IWDG1()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ |=\ (DBGMCU\_APB4FZ2\_DBG\_IWDG1))}}
\DoxyCodeLine{00993\ }
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_WWDG1()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB3FZ2\ \ \&=\ \string~\ (DBGMCU\_APB3FZ2\_DBG\_WWDG1))}}
\DoxyCodeLine{00995\ }
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_TIM2()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ2\_DBG\_TIM2))}}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_TIM3()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ2\_DBG\_TIM3))}}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_TIM4()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ2\_DBG\_TIM4))}}
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_TIM5()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ2\_DBG\_TIM5))}}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_TIM6()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ2\_DBG\_TIM6))}}
\DoxyCodeLine{01001\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_TIM7()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ2\_DBG\_TIM7))}}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_TIM12()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ2\_DBG\_TIM12))}}
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_TIM13()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ2\_DBG\_TIM13))}}
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_TIM14()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ2\_DBG\_TIM14))}}
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_LPTIM1()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ2\_DBG\_LPTIM1))}}
\DoxyCodeLine{01006\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_I2C1()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ2\_DBG\_I2C1))}}
\DoxyCodeLine{01007\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_I2C2()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ2\_DBG\_I2C2))}}
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_I2C3()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1LFZ2\ \ \&=\ \string~\ (DBGMCU\_APB1LFZ2\_DBG\_I2C3))}}
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_FDCAN()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB1HFZ2\ \ \&=\ \string~\ (DBGMCU\_APB1HFZ2\_DBG\_FDCAN))}}
\DoxyCodeLine{01010\ }
\DoxyCodeLine{01011\ }
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_TIM1()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ2\ \ \&=\ \string~\ (DBGMCU\_APB2FZ2\_DBG\_TIM1))}}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_TIM8()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ2\ \ \&=\ \string~\ (DBGMCU\_APB2FZ2\_DBG\_TIM8))}}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_TIM15()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ2\ \ \&=\ \string~\ (DBGMCU\_APB2FZ2\_DBG\_TIM15))}}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_TIM16()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ2\ \ \&=\ \string~\ (DBGMCU\_APB2FZ2\_DBG\_TIM16))}}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_TIM17()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ2\ \ \&=\ \string~\ (DBGMCU\_APB2FZ2\_DBG\_TIM17))}}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_HRTIM()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB2FZ2\ \ \&=\ \string~\ (DBGMCU\_APB2FZ2\_DBG\_HRTIM))}}
\DoxyCodeLine{01018\ }
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_I2C4()\ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ \ \&=\ \string~\ (DBGMCU\_APB4FZ2\_DBG\_I2C4))}}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_LPTIM2()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ \ \&=\ \string~\ (DBGMCU\_APB4FZ2\_DBG\_LPTIM2))}}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_LPTIM3()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ \ \&=\ \string~\ (DBGMCU\_APB4FZ2\_DBG\_LPTIM3))}}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_LPTIM4()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ \ \&=\ \string~\ (DBGMCU\_APB4FZ2\_DBG\_LPTIM4))}}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_LPTIM5()\ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ \ \&=\ \string~\ (DBGMCU\_APB4FZ2\_DBG\_LPTIM5))}}
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_RTC()\ \ \ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ \ \&=\ \string~\ (DBGMCU\_APB4FZ2\_DBG\_RTC))}}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DBGMCU\_UnFreeze2\_IWDG1()\ \ \ \ \ \ \ \ \ \ (DBGMCU-\/>APB4FZ2\ \ \&=\ \string~\ (DBGMCU\_APB4FZ2\_DBG\_IWDG1))}}
\DoxyCodeLine{01026\ }
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01034\ }
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\#define\ IS\_TICKFREQ(FREQ)\ (((FREQ)\ ==\ HAL\_TICK\_FREQ\_10HZ)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FREQ)\ ==\ HAL\_TICK\_FREQ\_100HZ)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FREQ)\ ==\ HAL\_TICK\_FREQ\_1KHZ))}\textcolor{preprocessor}{}}
\DoxyCodeLine{01044\ }
\DoxyCodeLine{01045\ \textcolor{comment}{/*\ Exported\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01046\ }
\DoxyCodeLine{01050\ \textcolor{keyword}{extern}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ uwTick;}
\DoxyCodeLine{01051\ \textcolor{keyword}{extern}\ uint32\_t\ uwTickPrio;}
\DoxyCodeLine{01052\ \textcolor{keyword}{extern}\ HAL\_TickFreqTypeDef\ uwTickFreq;}
\DoxyCodeLine{01056\ }
\DoxyCodeLine{01057\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01061\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ \ ******************************/}}
\DoxyCodeLine{01065\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___h_a_l___group1_gaecac54d350c3730e6831eb404e557dc4}{HAL\_Init}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01066\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___h_a_l___group1_ga95911129a26afb05232caaaefa31956f}{HAL\_DeInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01067\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___group1_gae4fb8e66865c87d0ebab74a726a6891f}{HAL\_MspInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01068\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___group1_gaa2d4540edcb9dacec34edb77f3455bf0}{HAL\_MspDeInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01069\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___h_a_l___group1_ga879cdb21ef051eb81ec51c18147397d5}{HAL\_InitTick}}\ (uint32\_t\ TickPriority);}
\DoxyCodeLine{01070\ }
\DoxyCodeLine{01074\ }
\DoxyCodeLine{01075\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ \ ************************************************/}}
\DoxyCodeLine{01079\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_gaa8361d44d76b7f6256834f828165837a}{HAL\_IncTick}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01080\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_gae63b34eea12780ca2e1100c2402da18e}{HAL\_Delay}}(uint32\_t\ Delay);}
\DoxyCodeLine{01081\ uint32\_t\ \mbox{\hyperlink{group___h_a_l___exported___functions_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01082\ uint32\_t\ \mbox{\hyperlink{group___h_a_l___exported___functions_gacdcc8b5d33b9f97fe1b0abd6a86a3d4b}{HAL\_GetTickPrio}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01083\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga47f2dd240b2aed823a76b11496f37690}{HAL\_SetTickFreq}}(HAL\_TickFreqTypeDef\ Freq);}
\DoxyCodeLine{01084\ HAL\_TickFreqTypeDef\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga803cdbcc0883bcf5f5c98c50024c97e6}{HAL\_GetTickFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01085\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_gaaf651af2afe688a991c657f64f8fa5f9}{HAL\_SuspendTick}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01086\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga24e0ee9dae1ec0f9d19200f5575ff790}{HAL\_ResumeTick}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01087\ uint32\_t\ \mbox{\hyperlink{group___h_a_l___exported___functions_gafb139b375512ad2a234e4619b129b966}{HAL\_GetHalVersion}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01088\ uint32\_t\ \mbox{\hyperlink{group___h_a_l___exported___functions_gae051ef9e932404b21f5877c7186406b8}{HAL\_GetREVID}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01089\ uint32\_t\ \mbox{\hyperlink{group___h_a_l___exported___functions_gaff785f069ed650de77ff82ac407f7c84}{HAL\_GetDEVID}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01090\ uint32\_t\ \mbox{\hyperlink{group___h_a_l___exported___functions_gaf982aa0a575eef3758c0840a24077506}{HAL\_GetUIDw0}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01091\ uint32\_t\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga52720dd92ed2bd4314a2a129855d766c}{HAL\_GetUIDw1}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01092\ uint32\_t\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga5785ae5ec8d4c5a7dadb1359f0778700}{HAL\_GetUIDw2}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_PMCR\_EPIS\_SEL)}}
\DoxyCodeLine{01094\ \textcolor{keywordtype}{void}\ HAL\_SYSCFG\_ETHInterfaceSelect(uint32\_t\ SYSCFG\_ETHInterface);}
\DoxyCodeLine{01095\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_PMCR\_EPIS\_SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01096\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_gaf3cd66016fc04802f795b36f2f9a68d1}{HAL\_SYSCFG\_AnalogSwitchConfig}}(uint32\_t\ SYSCFG\_AnalogSwitch\ ,\ uint32\_t\ SYSCFG\_SwitchState\ );}
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_PMCR\_BOOSTEN)}}
\DoxyCodeLine{01098\ \textcolor{keywordtype}{void}\ HAL\_SYSCFG\_EnableBOOST(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01099\ \textcolor{keywordtype}{void}\ HAL\_SYSCFG\_DisableBOOST(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_PMCR\_BOOSTEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01101\ }
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\#if\ defined\ (SYSCFG\_UR2\_BOOT\_ADD0)\ ||\ \ defined\ (SYSCFG\_UR2\_BCM7\_ADD0)}}
\DoxyCodeLine{01103\ \textcolor{keywordtype}{void}\ HAL\_SYSCFG\_CM7BootAddConfig(uint32\_t\ BootRegister,\ uint32\_t\ BootAddress);}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_UR2\_BOOT\_ADD0\ ||\ SYSCFG\_UR2\_BCM7\_ADD0*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01105\ }
\DoxyCodeLine{01106\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{01107\ \textcolor{keywordtype}{void}\ HAL\_SYSCFG\_CM4BootAddConfig(uint32\_t\ BootRegister,\ uint32\_t\ BootAddress);}
\DoxyCodeLine{01108\ \textcolor{keywordtype}{void}\ HAL\_SYSCFG\_EnableCM7BOOT(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01109\ \textcolor{keywordtype}{void}\ HAL\_SYSCFG\_DisableCM7BOOT(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01110\ \textcolor{keywordtype}{void}\ HAL\_SYSCFG\_EnableCM4BOOT(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01111\ \textcolor{keywordtype}{void}\ HAL\_SYSCFG\_DisableCM4BOOT(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01112\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01113\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga20b6ca07582e10aec5e15ad2fda7dfc1}{HAL\_EnableCompensationCell}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01114\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga653f1166b0e37afd40372550d806e667}{HAL\_DisableCompensationCell}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01115\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_gaf917b7597a248de90f56f726d1a9d7fc}{HAL\_SYSCFG\_EnableIOSpeedOptimize}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01116\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga7e66c046aca125b43632bd48062aa7e2}{HAL\_SYSCFG\_DisableIOSpeedOptimize}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01117\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga1d50aaa188c9ac4f4d601f241a8dd0d8}{HAL\_SYSCFG\_CompensationCodeSelect}}(uint32\_t\ SYSCFG\_CompCode);}
\DoxyCodeLine{01118\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_gad7601fc9520bc414a90ab50ff15aa0d5}{HAL\_SYSCFG\_CompensationCodeConfig}}(uint32\_t\ SYSCFG\_PMOSCode,\ uint32\_t\ SYSCFG\_NMOSCode);}
\DoxyCodeLine{01119\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_CCCR\_NCC\_MMC)}}
\DoxyCodeLine{01120\ \textcolor{keywordtype}{void}\ HAL\_SYSCFG\_VDDMMC\_CompensationCodeConfig(uint32\_t\ SYSCFG\_PMOSCode,\ uint32\_t\ SYSCFG\_NMOSCode);}
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_CCCR\_NCC\_MMC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01122\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_gaf031bcc71ebad9b7edf405547efd762b}{HAL\_DBGMCU\_EnableDBGSleepMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01123\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_gac7820d0561f19999a68d714655b901b5}{HAL\_DBGMCU\_DisableDBGSleepMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01124\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_gadf25043b17de4bef38a95a75fd03e5c4}{HAL\_DBGMCU\_EnableDBGStopMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01125\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga2c93dcee35e5983d74f1000de7c042d5}{HAL\_DBGMCU\_DisableDBGStopMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01126\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga28a1323b2eeb0a408c1cfdbfa0db5ead}{HAL\_DBGMCU\_EnableDBGStandbyMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01127\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga7faa58d8508ea3123b9f247a70379779}{HAL\_DBGMCU\_DisableDBGStandbyMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01128\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{01129\ \textcolor{keywordtype}{void}\ HAL\_EnableDomain2DBGSleepMode(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01130\ \textcolor{keywordtype}{void}\ HAL\_DisableDomain2DBGSleepMode(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01131\ \textcolor{keywordtype}{void}\ HAL\_EnableDomain2DBGStopMode(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01132\ \textcolor{keywordtype}{void}\ HAL\_DisableDomain2DBGStopMode(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01133\ \textcolor{keywordtype}{void}\ HAL\_EnableDomain2DBGStandbyMode(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01134\ \textcolor{keywordtype}{void}\ HAL\_DisableDomain2DBGStandbyMode(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\#if\ defined(DBGMCU\_CR\_DBG\_STOPD3)}}
\DoxyCodeLine{01137\ \textcolor{keywordtype}{void}\ HAL\_EnableDomain3DBGStopMode(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01138\ \textcolor{keywordtype}{void}\ HAL\_DisableDomain3DBGStopMode(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01139\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DBGMCU\_CR\_DBG\_STOPD3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#if\ defined(DBGMCU\_CR\_DBG\_STANDBYD3)}}
\DoxyCodeLine{01141\ \textcolor{keywordtype}{void}\ HAL\_EnableDomain3DBGStandbyMode(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01142\ \textcolor{keywordtype}{void}\ HAL\_DisableDomain3DBGStandbyMode(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DBGMCU\_CR\_DBG\_STANDBYD3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01144\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_gac248995c863da942024d6fb556732027}{HAL\_EXTI\_EdgeConfig}}(uint32\_t\ EXTI\_Line\ ,\ uint32\_t\ EXTI\_Edge\ );}
\DoxyCodeLine{01145\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_gaafbf043f6ed81243cf73194e394b104c}{HAL\_EXTI\_GenerateSWInterrupt}}(uint32\_t\ EXTI\_Line);}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{01147\ \textcolor{keywordtype}{void}\ HAL\_EXTI\_D2\_ClearFlag(uint32\_t\ EXTI\_Line);}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01149\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_gaaa883ca7eecba560c8ac92a1b252ae88}{HAL\_EXTI\_D1\_ClearFlag}}(uint32\_t\ EXTI\_Line);}
\DoxyCodeLine{01150\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_gafc2445849507e5aeb7d48e77c278a604}{HAL\_EXTI\_D1\_EventInputConfig}}(uint32\_t\ EXTI\_Line\ ,\ uint32\_t\ EXTI\_Mode,\ \ uint32\_t\ EXTI\_LineCmd);}
\DoxyCodeLine{01151\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{01152\ \textcolor{keywordtype}{void}\ HAL\_EXTI\_D2\_EventInputConfig(uint32\_t\ EXTI\_Line\ ,\ uint32\_t\ EXTI\_Mode,\ \ uint32\_t\ EXTI\_LineCmd);}
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01154\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga16c56027a8671ff62a26204152aa8f95}{HAL\_EXTI\_D3\_EventInputConfig}}(uint32\_t\ EXTI\_Line,\ uint32\_t\ EXTI\_LineCmd\ ,\ uint32\_t\ EXTI\_ClearSrc);}
\DoxyCodeLine{01155\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga2ababe650b4698a325acb86a575e4cf0}{HAL\_SetFMCMemorySwappingConfig}}(uint32\_t\ BankMapConfig);}
\DoxyCodeLine{01156\ uint32\_t\ \mbox{\hyperlink{group___h_a_l___exported___functions_gac3bf32c8fd5ae5ec50f5585190f39274}{HAL\_GetFMCMemorySwappingConfig}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01157\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga79b8e839deeb200f22ab3f6d21359338}{HAL\_SYSCFG\_VREFBUF\_VoltageScalingConfig}}(uint32\_t\ VoltageScaling);}
\DoxyCodeLine{01158\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga7de0a1fcafa18030af600b0ed908b805}{HAL\_SYSCFG\_VREFBUF\_HighImpedanceConfig}}(uint32\_t\ Mode);}
\DoxyCodeLine{01159\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_gae0317419d084f9d40b32c1dd6037925f}{HAL\_SYSCFG\_VREFBUF\_TrimmingConfig}}(uint32\_t\ TrimmingValue);}
\DoxyCodeLine{01160\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga3a184f1a037585ba7a1d931abff30275}{HAL\_SYSCFG\_EnableVREFBUF}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01161\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___exported___functions_ga26991b4078e8f985b1caced43b6cfb9c}{HAL\_SYSCFG\_DisableVREFBUF}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01162\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_ADC2ALT\_ADC2\_ROUT0)}}
\DoxyCodeLine{01163\ \textcolor{keywordtype}{void}\ HAL\_SYSCFG\_ADC2ALT\_Rout0Config(uint32\_t\ Adc2AltRout0);}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_ADC2ALT\_ADC2\_ROUT0*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_ADC2ALT\_ADC2\_ROUT1)}}
\DoxyCodeLine{01166\ \textcolor{keywordtype}{void}\ HAL\_SYSCFG\_ADC2ALT\_Rout1Config(uint32\_t\ Adc2AltRout1);}
\DoxyCodeLine{01167\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_ADC2ALT\_ADC2\_ROUT1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01168\ }
\DoxyCodeLine{01172\ }
\DoxyCodeLine{01176\ }
\DoxyCodeLine{01180\ }
\DoxyCodeLine{01184\ }
\DoxyCodeLine{01185\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{01186\ \}}
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01188\ }
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7xx\_HAL\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01190\ }
\DoxyCodeLine{01191\ }

\end{DoxyCode}
